



This is to certify that

José Antonio Arellano Mejía

has successfully completed

FPGA - Xilinx - Spartan 6

Advanced digital design methodology

Mexico City, December 7-10, 2010


Edgard Garcia
Instructor




Guillermina Avendaño
Microsystems Program Coordinator

