

This is to certify that

## Jorge Valeriano Assem

has successfully completed

Advanced digital design methodology FPGA - Xilinx .- Spartan 6

Mexico City, December 7-10, 2010







